Three-dimensional (3D) integrated circuit (IC) packaging technology is under rapid development to realize high-density and high-speed transmission, and through silicon via (TSV) as advanced bonding technology is used to connect the wafers in chips extensively.
Publication type:Research Problem
Published:
Language:English
Licence:
CC BY 4.0
Peer Reviews (This Version): (0)
Red flags:
(0)
Actions
Download:
Sign in for more actionsSections
Research topics above this in the hierarchy
Funders
No sources of funding have been specified for this Research Problem.
Conflict of interest
This Research Problem does not have any specified conflicts of interest.