In order to reduce specific contact resistance at via/interconnect interface and to avoid device degradation with Cu diffusion into dielectrics, via cleaning technology is a critical issue for a scaled down Cu multilevel metallization.
Publication type:Research Problem
Published:
Language:English
Licence:
CC BY 4.0
Peer Reviews (This Version): (0)
Red flags:
(0)
Actions
Download:
Sign in for more actionsSections
Research topics above this in the hierarchy
Funders
No sources of funding have been specified for this Research Problem.
Conflict of interest
This Research Problem does not have any specified conflicts of interest.